

General Description

The DS8023 smart card interface IC is a low-cost, lowpower, analog front-end for a smart card reader designed for all ISO 7816, EMV*, and GSM11-11 applications. The DS8023 supports 5V, 3V, and 1.8V smart cards, and provides an option for ultra-low stop-mode power consumption. The DS8023 is available in 28-pin TSSOP and SO packages, and can often be used as a replacement for the TDA8024 with little or no application changes.

The DS8023 is designed to interface between a system microcontroller and the smart card interface, providing all power supply, protection, and level shifting required for IC card applications.

Applications

Set-Top Box Conditional Access

Access Control

Banking Applications

POS Terminals

Debit/Credit Payment Terminals

PIN Pads

Automated Teller Machines

Telecommunications

Pav/Premium Television

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS8023-RJX+	-40°C to +85°C	28 TSSOP
DS8023-RRX+	-40°C to +85°C	28 SO

Note: Contact the factory for availability of other variants and package options.

Selector Guide appears at end of data sheet.

Features

- ♦ Analog Interface and Level Shifting for IC Card Communication
- ♦ ±8kV (min) ESD (IEC) Protection on Card Interface **Pins**
- ♦ Ultra-Low Stop-Mode Current, Less Than 10nA (typ)
- ♦ Internal IC Card-Supply Voltage Generation


5.0V ±5%, 80mA (max)

 $3.0V \pm 8\%$, 65mA (max)

1.8V ±10%, 30mA (max)

- **♦** Automatic Card Activation and Deactivation Controlled by Dedicated Internal Sequencer
- ♦ I/O Lines from Host Directly Level Shifted for **Smart Card Communication**
- **♦** Flexible Card Clock Generation, Supporting External Crystal Frequency Divided by 1, 2, 4, or 8
- ♦ High-Current/Short-Circuit and High-Temperature **Protection**

Pin Configuration



^{*}EMV is a trademark owned by EMVCo LLC. EMV Level 1 library and hardware reference design available. Contact factory for details.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata.

Maxim Integrated Products 1

⁺Denotes a lead-free/RoHS-compliant package.

ABSOLUTE MAXIMUM RATINGS

m Junction Temperature+125°C	V to +6.5V	Relative to GND	Voltage Range on VDI
m Power Dissipation (T _A = -40°C to +85°C)700mW	V to +6.5V	OA Relative to PGND	Voltage Range on VDI
Temperature Range55°C to +150°C		1, CP2, and V _{UP}	Voltage Range on CP
g TemperatureRefer to the IPC/JEDEC J-STD-020	V to +7.5V		Relative to PGND
Specification.		Other Pins	Voltage Range on All
	$0.0 \pm 0.5 \text{V}$	-0.5\/	Relative to GND

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(V_{DD} = +3.3V, V_{DDA} = +5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER SUPPLY						•	
Digital Supply Voltage	V _{DD}		2.7		6.0	V	
Card Valtaga Canaratar Cupply Valtaga	V== .	V _{CC} = 5V, I _{CC} < 80mA	4.0		6.0	_ V	
Card-Voltage-Generator Supply Voltage	V _{DDA}	V _{CC} = 5V, I _{CC} < 30mA	3.0		6.0		
Doget Voltage Threeholds	V _{TH2}	Threshold voltage (falling)	2.30	2.45	2.60	V	
Reset Voltage Thresholds	V _H YS2	Hysteresis	50	100	150	mV	
CURRENT CONSUMPTION							
Active V _{DD} Current 5V Cards (Including 80mA Draw from 5V Card)	I _{DD_50V}	I _{CC} = 80mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V			215	mA	
Active V _{DD} Current 5V Cards (Current Consumed by DS8023 Only)	I _{DD_IC}	I _{CC} = 80mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V (Note 2)			135	mA	
Active V _{DD} Current 3V Cards (Including 65mA Draw from 3V Card)	I _{DD_30V}	I _{CC} = 65mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V			100	mA	
Active V _{DD} Current 3V Cards (Current Consumed by DS8023 Only)	I _{DD_IC}	I _{CC} = 65mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V (Note 2)			35	mA	
Active V _{DD} Current 1.8V Cards (Including 30mA Draw from 1.8V Card)	I _{DD_18V}	ICC = 30mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V			70	mA	
Active V _{DD} Current 1.8V Cards (Current Consumed by DS8023 Only)	I _{DD_IC}	I _{CC} = 30mA, f _{XTAL} = 20MHz, f _{CLK} = 10MHz, V _{DDA} = 5.0V (Note 2)			35	mA	
Inactive-Mode Current	I _{DD}	Card inactive			500	μΑ	
Stop-Mode Current	I _{DD_STOP}	DS8023 in ultra-low-power stop mode (Note 3)		10		nA	
CLOCK SOURCE							
Crystal Frequency	fxtal	External crystal	0		20	MHz	
	fXTAL1		0		20	MHz	
XTAL1 Operating Conditions	VIL_XTAL1		-0.3		0.3 x V _{DD}	V	
	V _{IH_XTAL1}		0.7 x V _{DD}		V _{DD} + 0.3	v	
External Capacitance for Crystal	C _{XTAL1} , C _{XTAL2}				15	pF	
Internal Oscillator	f _{INT}			2.7		MHz	

_______/NIXI/N

RECOMMENDED DC OPERATING CONDITIONS (continued)

 $(V_{DD} = +3.3V, V_{DDA} = +5.0V, T_A = +25$ °C, unless otherwise noted.) (Note 1)

PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SHUTDOWN TEMPE	RATURE			•			•
Shutdown Temperatu	ire	T _{SD}			+150		°C
RST PIN				•			•
Card-Inactive Mode	Output Low Voltage	VOL_RST1	I _{OL_RST} = 1mA	0		0.3	V
Card-mactive wode	Output Current	IOL_RST1	V _{O_LRST} = 0V	0		-1	mA
	Output Low Voltage	Vol_rst2	I _{OL_RST} = 200µA	0		0.3	V
	Output High Voltage	V _{OH_RST2}	Ι _{ΟΗ_RST} = -200μΑ	V _{CC} - 0.5		V _{CC}	V
	Rise Time	tr_rst	$C_L = 30pF$			0.1	μs
Card-Active Mode	Fall Time	tf_RST	$C_L = 30pF$			0.1	μs
	Shutdown Current Threshold	I _{RST(SD)}			-20		mA
	Current Limitation	IRST(LIMIT)		-20		+20	mA
	RSTIN to RST Delay	tD(RSTIN-RST)				2	μs
CLK PIN							
Card-Inactive Mode	Output Low Voltage	Vol_clk1	I _{OLCLK} = 1mA	0		0.3	V
Card-macrive wode	Output Current	IOL_CLK1	V _{OLCLK} = 0V	0		-1	mA
	Output Low Voltage	Vol_clk2	IOLCLK = 200µA	0		0.3	V
	Output High Voltage	VOH_CLK2	I _{OHCLK} = -200μA	V _{CC} - 0.5		Vcc	V
	Rise Time	tr_clk	C _L = 30pF (Note 4)			8	ns
Card-Active Mode	Fall Time	t _{F_CLK}	C _L = 30pF (Note 4)			8	ns
	Current Limitation	ICLK(LIMIT)		-70		+70	mA
	Clock Frequency	fCLK	Operational	0		10	MHz
	Duty Factor	δ	$C_L = 30pF$	45		55	%
	Slew Rate	SR	$C_L = 30pF$	0.2			V/ns
V _{CC} PIN							
Card-Inactive Mode	Output Low Voltage	V _{CC1}	ICC = 1mA	0		0.3	V
Card-mactive wode	Output Current	ICC1	V _{CC} = 0V	0		-1	mA
			ICC(5V) < 80mA	4.75	5.00	5.25	
			ICC(3V) < 65mA	2.78	3.00	3.22	
			ICC(1.8V) < 30mA	1.65	1.8	1.95	
Card-Active Mode	Output Low Voltage VCC2	Vaaa	5V card: current pulses of 40nC with I < 200mA, t < 400ns, f < 20MHz	4.6		5.4	
		VCC2	3V card: current pulses of 24nC with I < 200mA, t < 400ns, f < 20MHz	2.75		3.25	V
			1.8V card: current pulses of 12nC with I < 200mA, t < 400ns, f < 20MHz	1.62		1.98	

RECOMMENDED DC OPERATING CONDITIONS (continued)

 $(V_{DD} = +3.3V, V_{DDA} = +5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$ (Note 1)

PARA	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
			$V_{CC(5V)} = 0 \text{ to } 5V$			-80	
	Output Current	I _{CC2}	$V_{CC(3V)} = 0 \text{ to } 3V$			-65	mA
Cord Active Mode			$V_{CC(1.8V)} = 0 \text{ to } 1.8V$			-30	
Card-Active Mode	Shutdown Current Threshold	ICC(SD)			120		mA
	Slew Rate	Vccsr	Up/down, C < 300nF (Note 5)	0.05	0.16	0.22	V/µs
DATA LINES (I/O AN	ND I/OIN)						•
I/O ⇔ I/OIN Falling E	Edge Delay	tD(IO-IOIN)				200	ns
Pullup Pulse Active	Time	tpU				100	ns
Maximum Frequency	y	fIOMAX				1	MHz
Input Capacitance		Cı				10	pF
I/O, AUX1, AUX2 PII	NS			<u>'</u>			
	Output Low Voltage	V _{OL_IO1}	I _{OL_IO} = 1mA	0		0.3	V
0 11 11 11	Output Current	I _{OL_IO1}	$V_{OL_{IO}} = 0V$	0		-1	mA
Card-Inactive Mode	Internal Pullup Resistor	R _{PU_IO}	To V _{CC}	7	11	15	kΩ
	Output Low Voltage	V _{OL_IO2}	I _{OL_IO} = 1mA	0		0.3	V
	Output High Voltage	V _{OH_IO2}	I _{OH_IO} = < -40μA (3V/5V)	0.75 x \	/cc	V _{CC}	V
	Output Rise/Fall Time	tor	C _L = 30pF (Note 3)			0.1	μs
	Input Low Voltage	V _{IL_IO}		-0.3		+0.8	V
Card-Active Mode	Input High Voltage	VIH_IO		1.5		Vcc	V
	Input Low Current	I _{IL_IO}	V _{IL_IO} = 0V			700	μΑ
	Input High Current	I _{IH} IO	V _{IH} _IO = V _C C			20	μΑ
	Input Rise/Fall Time	t _{IT}				1.2	μs
	Current Limitation	I _{IO(LIMIT)}	C _L = 30pF	-15		+15	mA
	Current When Pullup Active	I _{PU}	$C_L = 80pF, V_{OH} = 0.9 \times V_{DD}$	-1			mA
I/OIN, AUX1IN, AUX	2IN PINS						
Output Low Voltage		VoL	I _{OL} = 1mA	0		0.3	V
Output High Voltage		Vou	No load	0.9 x V _{DD}		V _{DD} + 0.1	V
		Voн	I _{OH} < -40μA	0.75 x V _{DD}		V _{DD} + 0.1	V
Output Rise/Fall Time		tor	C _L = 30pF, 10% to 90%			0.1	μs
Input Low Voltage		VIL		-0.3		0.3 x V _{DD}	V
Input High Voltage		VIH		0.7 x V _{DD}		V _{DD} + 0.3	V

RECOMMENDED DC OPERATING CONDITIONS (continued)

 $(V_{DD} = +3.3V, V_{DDA} = +5.0V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ (Note 1)

PAR	AMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Current		I _{IL_IO}	V _{IL} = 0V			600	μΑ
Input High Current		IH_IO	V _{IH} = V _{DD}			10	μΑ
Input Rise/Fall Tim	е	t _{IT}	V _{IL} to V _{IH}			1.2	μs
Integrated Pullup R	esistor	R _{PU}	Pullup to V _{DD}	7	11	15	kΩ
Current When Pullu	p Active	Ipu	C _L = 30pF, V _{OH} = 0.9 x V _{DD}	-1			mA
CONTROL PINS (C	LKDIV1, CLKDIV2, C	MDVCC, RSTIN,	5V/ 3V)				
Input Low Voltage		VIL		-0.3		0.3 x V _{DD}	V
Input High Voltage		V _{IH}		0.7 x V _{DD}		V _{DD} + 0.3	V
Input Low Current		lıl_10	0 < V _{IL} < V _{DD}			5	μΑ
Input High Current		IIH_IO	0 < V _{IH} < V _{DD}			5	μΑ
INTERRUPT OUTP	UT PIN (OFF)						
Output Low Voltage		V _{OL}	I _{OL} = 2mA	0		0.3	V
Output High Voltage	е	VoH	I _{OH} = -15μA	0.75 x V _{DD}			V
Integrated Pullup R	esistor	R _{PU}	Pullup to V _{DD}	15	24	33	kΩ
PRES, PRES PINS	3	•		•			•
Input Low Voltage		V _{IL_PRES}				0.3 x V _{DD}	V
Input High Voltage		V _{IH_PRES}		0.7 x V _{DD}			V
Input Low Current		lil_pres	VIL_PRES = 0V			5	μΑ
Input High Current		I _{IH_PRES}	VIH_PRES = VDD			5	μΑ
TIMING							
Activation Time		tact			160		μs
Deactivation Time		†DEACT			80		μs
CLK to Card Start	Window Start	t ₃			95		110
Time	Window End	t ₅			160		μs
PRES/PRES Debour	nce Time	†DEBOUNCE			8		ms

- **Note 1:** Operation guaranteed at $T_A = -40^{\circ}C$ and $T_A = +85^{\circ}C$, but not tested.
- Note 2: IDD_IC measures the amount of current used by the DS8023 to provide the smart card current minus the load.
- **Note 3:** Stop mode is enabled by setting $\overline{\text{CMDVCC}}$, $5\text{V}/\overline{3\text{V}}$, and 1_8V to logic-high.
- Note 4: Parameters are guaranteed to meet all ISO 7816, GSM11-11, and EMV 2000 requirements. For the 1.8V card, the maximum rise time and fall time is 10ns.
- **Note 5:** Parameter is guaranteed to meet all ISO 7816, GSM11-11, and EMV 2000 requirements. For the 1.8V card, the minimimum slew rate is 0.05V/µs and the maximum slew rate is 0.5V/µs.



Pin Description

PIN	NAME	FUNCTION
1, 2	CLKDIV1, CLKDIV2	Clock Divider. Determines the divided-down input clock frequency (presented at XTAL1 or from a crystal at XTAL1 and XTAL2) on the CLK output pin. Dividers of 1, 2, 4, and 8 are available.
3	5V/ 3 V	5V/3V Selection Pin. Allows selection of 5V or 3V for communication with an IC card. Logic-high selects 5V operation; logic-low selects 3V operation. See Table 3 for a complete description of choosing card voltages.
4	PGND	Analog Ground
5, 7	CP2, CP1	Step-Up Converter Contact. Charge-pump capacitor. Connect a 100nF capacitor (ESR < $100m\Omega$) between CP1 and CP2.
6	V _{DDA}	Charge-Pump Supply. Must be equal to or higher than VDD. Connect a supply of at least 3.0V.
8	VUP	Charge-Pump Output. Connect a 100nF capacitor (ESR < 100mΩ) between V _{UP} and GND.
9	PRES	Card Presence Indicator. Active-low card presence inputs. When the presence indicator becomes active, a debounce timeout begins. After 8ms (typ) the OFF signal becomes active.
10	PRES	Card Presence Indicator. Active-high card presence inputs. When the presence indicator becomes active, a debounce timeout begins. After 8ms (typ) the OFF signal becomes active.
11	I/O	Smart Card Data-Line Output. Card data communication line, contact C7.
12, 13	AUX2, AUX1	Smart Card Auxiliary Line (C4, C8) Output. Data line connected to card reader contacts C4 (AUX1) and C8 (AUX2).
14	CGND	Smart Card Ground
15	CLK	Smart Card Clock. Card clock, contact C3.
16	RST	Smart Card Reset. Card reset output from contact C2.
17	V _{CC}	Smart Card Supply Voltage. Decouple to CGND (card ground) with 2 x 100nF or 100 + 220nF capacitors (ESR < 100m Ω).
18	1_8V	1.8V Operation Selection. Active-high selection for 1.8V smart card communication. An active-high signal on this pin overrides any setting on the $5V/\overline{3V}$ pin.
19	CMDVCC	Activation Sequence Initiate. Active-low input from host.
20	RSTIN	Card Reset Input. Reset input from the host.
21	V_{DD}	Supply Voltage
22	GND	Digital Ground
23	OFF	Status Output. Active-low interrupt output to the host. Use a $20k\Omega$ integrated pullup resistor to V_{DD} .
24, 25	XTAL1, XTAL2	Crystal/Clock Input. Connect an input from an external clock to XTAL1 or connect a crystal across XTAL1 and XTAL2. For the low idle-mode current variant, an external clock must be driven on XTAL1.
26	I/OIN	I/O Input. Host-to-interface chip data I/O line.
27, 28	AUX1IN, AUX2IN	C4/C8 Input. Host-to-interface I/O line for auxiliary connections to C4 and C8.



Detailed Description

The DS8023 is an analog front-end for communicating with 1.8V, 3V, and 5V smart cards. Using an integrated charge pump, the DS8023 can operate from a single input voltage. The device translates all communication lines to the correct voltage level and provides power for smart card operation. It can operate from a wide input voltage range (3.0V to 6.0V) and provides an extremely low-power stop mode, consuming only 10nA while in stop mode. The DS8023 is very compatible with the NXP TDA8024. Many applications can upgrade with very minor hardware changes, and only need to add support in software to activate the ultra-low-power stop




Figure 1. Functional Diagram

Smart Card Interface

mode. (Note that the PORADJ pin is not present in the DS8023. It is replaced by the 1_8V selection pin.)

Power Supply

The DS8023 can operate from a single supply or a dual supply. The supply pins for the device are V_{DD}, GND, V_{DDA}, and PGND. V_{DD} should be in the 2.7V to 6.0V range, and is the supply for signals that interface with the host controller. It should, therefore, be the same supply as used by the host controller. All smart card contacts remain inactive during power on or power off. The internal circuits are kept in the reset state until V_{DD} reaches V_{TH2} + V_{HYS2} and for the duration of the internal power-on reset pulse, t_W. A deactivation sequence is executed when V_{DD} falls below V_{TH2}.

An internal charge pump and regulator generate the 3V or 5V card supply voltage (V_{CC}). The charge pump and regulator are supplied by V_{DDA} and PGND. V_{DDA} should be connected to a minimum 3.0V (maximum 6.0V) supply and should be at a potential that is equal to or higher than V_{DD} .

The charge pump operates in a 1x (voltage follower) or 2x (voltage doubler) mode depending on the input VDDA and the selected card voltage (5V or 3V).

- For 5V cards, the DS8023 operates in a 1x mode for VDDA > 5.8V and in a 2x mode for VDDA < 5.8V.
- For 3V cards, the DS8023 operates in a 1x mode for V_{DDA} > 4.1V and in a 2x mode for V_{DDA} < 4.0V.
- For 1.8V cards, the DS8023 operates in a 1x mode for VDDA > 2.9V and in a 2x mode for VDDA < 2.9V.

Voltage Supervisor

The voltage supervisor monitors the V_{DD} supply. A 220µs reset pulse (tw) is used internally to keep the device inactive during power on or power off of the V_{DD} supply. See Figure 2.




Figure 2. Voltage Supervisor Behavior



The DS8023 card interface remains inactive no matter the levels on the command lines until duration tw after V_{DD} has reached a level higher than V_{TH2} + V_{HYS2} . When V_{DD} falls below V_{TH2} , the DS8023 executes a card deactivation sequence if its card interface is active.

Clock Circuitry

The clock signal from the DS8023 to the smart card (CLK) is generated from the clock input on XTAL1 or from a crystal operating at up to 20MHz connected between pins XTAL1 and XTAL2. The inputs CLKDIV1 and CLKDIV2 determine the frequency of the CLK signal, which can be fxtal, fxtal/2, fxtal/4, or fxtal/8. Table 1 shows the relationship between CLKDIV1 and CLKDIV2 and the frequency of CLK.

Do not change the state of pins CLKDIV1 and CLKDIV2 simultaneously; a delay of 10ns minimum between changes is required. The minimum duration of any state of CLK is 8 periods of XTAL1.

The hardware in the DS8023 guarantees that the frequency change is synchronous. During a transition of the clock divider, no pulse is shorter than 45% of the smallest period, and the clock pulses before and after the instant of change have the correct width.

To achieve a 45% to 55% duty factor on pin CLK when no crystal is present, the input signal on XTAL1 should have a 48% to 52% duty factor. Transition time on XTAL1 should be less than 5% of the period.

With a crystal, the duty factor on pin CLK may be 45% to 55% depending on the circuit layout and on the crystal characteristics and frequency.

The DS8023 crystal oscillator runs when the device is powered up. If the crystal oscillator is used or the clock pulse on pin XTAL1 is permanent, the clock pulse is applied to the card at time t4 (see Figures 7 and 8). If the signal applied to XTAL1 is controlled by the host microcontroller, the clock pulse is applied to the card when it is sent by the system microcontroller (after completion of the activation sequence).

Table 1. Clock Frequency Selection

CLKDIV1	CLKDIV2	fcLK
0	0	f _{XTAL} /8
0	1	f _{XTAL} /4
1	1	f _{XTAL} /2
1	0	fxtal

I/O Transceivers

The three data lines I/O, AUX1, and AUX2 are identical. This section describes the characteristics of I/O and I/OIN, but also applies to AUX1, AUX1IN, AUX2, and AUX2IN.

I/O and I/OIN are pulled high with an 11k Ω resistor (I/O to V_{CC} and I/OIN to V_{DD}) in the inactive state. The first side of the transceiver to receive a falling edge becomes the master. When the master is decided, the opposite side switches to slave mode, ignoring subsequent edges until the master releases. After a time delay tD(EDGE), an n transistor on the slave side is turned on, thus transmitting the logic 0 present on the master side.

When the master side asserts a logic 1, a p transistor on the slave side is activated during the time delay, tpu, and then both sides return to their inactive (pulled up) states. This active pullup provides fast low-to-high transitions. After the duration of tpu, the output voltage depends only on the internal pullup resistor and the load current. Current to and from the card I/O lines is limited internally to 15mA. The maximum frequency on these lines is 1MHz.

Inactive Mode

The DS8023 powers up with the card interface in the inactive mode. Minimal circuitry is active while waiting for the host to initiate a smart card session.

- All card contacts are inactive (approximately 200Ω to GND).
- Pins I/OIN, AUX1IN, and AUX2IN are in the highimpedance state (11kΩ pullup resistor to V_{DD}).
- Voltage generators are stopped.
- XTAL oscillator is running (if included in the device).
- Voltage supervisor is active.
- The internal oscillator is running at its low frequency.

Activation Sequence

After power-on and the reset delay, the host microcontroller can monitor card presence with signals OFF and CMDVCC, as shown in Table 2.

Table 2. Card Presence Indication

OFF	CMDVCC	STATUS
High	High	Card present.
Low	High	Card not present.

When a card is inserted into the reader (if PRES is active), the host microcontroller can begin an activation sequence (start a card session) by pulling CMDVCC low. The following events form an activation sequence (Figure 3):

- 1) Host: CMDVCC is pulled low.
- 2) DS8023: The internal oscillator changes to high frequency (t₀).
- 3) DS8023: The voltage generator is started (between to and t₁).
- 4) DS8023: Raise V_{CC} from 0 to 5V, 3V, or 1.8V with a controlled slope ($t_2 = t_1 + 1.5 \times T$). T is 64 times the internal oscillator period (approximately 25 μ s).
- 5) DS8023: I/O, AUX1, and AUX2 are enabled $(t_3 = t_1 + 4T)$.
- 6) DS8023: The CLK signal is applied to the C3 contact (t₄).
- 7) DS8023: RST is enabled ($t_5 = t_1 + 7T$).

An alternate sequence allows the application to control when the clock is applied to the card.

- 1) Host: Set RSTIN high.
- 2) Host: Set CMDVCC low.
- Host: Set RSTIN low between t₃ and t₅; CLK will now start.
- 4) DS8023: RST stays low until t₅, then RST becomes the copy of RSTIN.
- 5) DS8023: RSTIN has no further effect on CLK after t5. If the applied clock is not needed, set $\overline{\text{CMDVCC}}$ low with RSTIN low. In this case, CLK starts at t3 (minimum 200ns after the transition on I/O, see Figure 4); after t5, RSTIN can be set high to obtain an answer to request (ATR) from an inserted smart card. Do not perform activation with RSTIN held permanently high.




Figure 3. Activation Sequence Using RSTIN and CMDVCC






Figure 4. Activation Sequence at t3




Figure 5. Deactivation Sequence

Deactivation Sequence

When the host microcontroller is done communicating with the smart card, it sets the CMDVCC line high to execute an automatic deactivation sequence and returns the card interface to the inactive mode.

The following sequence of events occurs during a deactivation sequence (Figure 5):

- 1) RST goes low (t₁₀).
- 2) CLK is held low ($t_{12} = t_{10} + 0.5 \times T$), where T is 64 times the period of the internal oscillator (approximately 25µs).
- 3) I/O, AUX1, and AUX2 are pulled low $(t_{13} = t_{10} + T)$.
- 4) VCC starts to fall $(t_{14} = t_{10} + 1.5 \times T)$.
- 5) When VCC reaches its inactive state, the deactivation sequence is complete (at tDE).
- 6) All card contacts become low impedance to GND; I/OIN, AUX1IN, and AUX2IN remain at V_{DD} (pulled up through an internal 11k Ω resistor).
- 7) The internal oscillator returns to its lower frequency.

Vcc Generator

The card voltage (VCC) generator can supply up to 80mA continuously at 5V, 65mA at 3V, or 30mA at 1.8V. An internal overload detector triggers at approximately 120mA. Current samples to the detector are filtered. This allows spurious current pulses (with a duration of a few μ s) up to 200mA to be drawn without causing deactivation. The average current must stay below the specified maximum current value.

See the *Applications Information* section for recommendations to help maintain VCC voltage accuracy.

Fault Detection

The DS8023 integrates circuitry to monitor the following fault conditions:

- Short circuit or high current on VCC
- Card removal while the interface is activated
- V_{DD} dropping below threshold
- Card voltage generator operating out of the specified values (VDDA too low or current consumption too high)
- Overheating

Smart Card Interface

There are two different cases for how the DS8023 reacts to fault detection (Figure 6):

- Outside a Card Session (CMDVCC High). Output OFF is low if a card is not in the card reader and high if a card is in the reader. The VDD supply is monitored—a decrease in input voltage generates an internal power-on reset pulse but does not affect the OFF signal. Short-circuit and temperature detection are disabled because the card is not powered up.
- Within a Card Session (CMDVCC Low). Output OFF goes low when a fault condition is detected, and an emergency deactivation is performed automatically (Figure 7). When the system controller resets CMDVCC to high, it may sense the OFF level again after completing the deactivation sequence. This distinguishes between a card extraction and a hardware problem (OFF goes high again if a card is present).

Depending on the connector's card-present switch (normally closed or normally open) and the mechanical characteristics of the switch, bouncing can occur on the PRES signals at card insertion or withdrawal. The DS8023 has a debounce feature with an 8ms typical duration (Figure 6). When a card is inserted, output OFF goes high after the debounce time delay. When the card is extracted, an automatic deactivation sequence of the card is performed on the first true/false transition on PRES and output OFF goes low.

_Stop Mode (Low-Power Mode)

A low-power state, stop mode, can be entered by forcing the CMDVCC, 5V/3V, and 1_8V input pins to a logic-high state. Stop mode can only be entered when the smart card interface is inactive. In stop mode all internal analog circuits are disabled. The OFF pin follows the status of the PRES pin. To exit stop mode, change the state of one or more of the three control pins to a logic-low. An internal 220µs (typ) power-up delay and the 8ms PRES debounce delay are in effect and OFF is asserted to allow the internal circuitry to stabilize. This prevents smart card access from occurring after leaving the stop mode. Figure 8 shows the control sequence for entering and exiting stop mode. Note that an in-progress deactivation sequence always finishes before the DS8023 enters low-power stop mode.




Figure 6. Behavior of PRES, OFF, CMDVCC, and VCC




Figure 7. Emergency Deactivation Sequence (Card Extraction)




Figure 8. Stop-Mode Sequence

Smart Card Power Select

The DS8023 supports three smart card V_{CC} voltages: 1.8V, 3V, and 5V. The power select is controlled by the 1_8V and $5V/\overline{3V}$ signals as shown in Table 3. The 1_8V signal has priority over $5V/\overline{3V}$. When 1_8V is asserted high, 1.8V is applied to V_{CC} when the smart card is active. When 1_8V is deasserted, $5V/\overline{3V}$ dictates V_{CC} power range. V_{CC} is 5V if $5V/\overline{3V}$ is asserted to a logichigh state, and V_{CC} is 3V if $5V/\overline{3V}$ is pulled to a

logic-low state. Care must be exercised when switching from one V_{CC} power selection to the other. If both 1_8V and $5V/\overline{3V}$ are high with \overline{CMDVCC} high at the same time, the DS8023 enters stop mode. To avoid accidental entry into stop mode, the state of 1_8V and $5V/\overline{3V}$ must not be changed simultaneously. A minimum delay of 100ns should be observed between changing the states of 1_8V and $5V/\overline{3V}$. See Figure 9 for the recommended sequence of changing the V_{CC} range.

Table 3. Vcc Select and Operation Mode

1_8V	5V/3V	CMDVCC	V _{CC} SELECT (V)	CARD INTERFACE STATUS
0	0	0	3	Activated
0	0	1	3	Deactivated
0	1	0	5	Activated
0	1	1	5	Deactivated
1	0	0	1.8	Activated
1	0	1	1.8	Deactivated
1	1	0	1.8	Reserved (Activated)
1	1	1	1.8	Not Applicable—Stop Mode




Figure 9. Smart Card Power Select




Figure 10. Typical Application Diagram

Applications Information

Performance can be affected by the layout of the application. For example, an additional cross-capacitance of 1pF between card reader contacts C2 (RST) and C3 (CLK) or C2 (RST) and C7 (I/O) can cause contact C2 to be polluted with high-frequency noise from C3 (or C7). In this case, include a 100pF capacitor between contacts C2 and CGND.

Application recommendations include the following:

- Ensure there is ample ground area around the DS8023 and the connector; place the DS8023 very near to the connector; decouple the V_{DD} and V_{DDA} lines separately. These lines are best positioned under the connector.
- The DS8023 and the host microcontroller must use the same V_{DD} supply. Pins CLKDIV1, CLKDIV2, RSTIN, PRES, AUX1IN, I/OIN, AUX2IN, 5V/3V, CMDVCC, and OFF are referenced to V_{DD}; if pin XTAL1 is to be driven by an external clock, also reference this pin to V_{DD}.
- Trace C3 (CLK) should be placed as far as possible from the other traces.
- The trace connecting CGND to C5 (GND) should be straight (the two capacitors on C1 (VCC) should be connected to this ground trace).
- Avoid ground loops among CGND, PGND, and GND.
- Decouple VDDA and VDD separately; if the two supplies are the same in the application, they should be connected in a star on the main trace.

- Connect a 100nF capacitor (ESR < $100m\Omega$) between VCC and CGND and place near the DS8023's VCC pin.
- Connect a 100nF or 220nF capacitor (220nF preferred, ESR < 100mΩ) between V_{CC} and CGND and place near the smart card socket's C1 contact.

With all these layout precautions, noise should be kept to an acceptable level and jitter on C3 (CLK) should be less than 100ps.

Selector Guide

PART	CURRENT VOLTAGES SUPPORTED (V)	SUPPORTS STOP MODE?	PIN- PACKAGE
DS8023-RJX+	1.8, 3.0, 5.0	Yes	28 TSSOP
DS8023-RRX+	1.8, 3.0, 5.0	Yes	28 SO

Note: Contact the factory for availability of other variants and package options.

Package Information

For the latest package outline information and land patterns, go to ${\color{red} \underline{www.maxim-ic.com/packages}}.$

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
28 SO (300 mils)	_	21-0042
28 TSSOP	_	56-G2020-001

EMVCo approval of the interface module (IFM) contained in this Terminal shall mean only that the IFM has been tested in accordance and for sufficient conformance with the EMV Specifications, Version 3.1.1, as of the date of testing. EMVCo approval is not in any way an endorsement or warranty regarding the completeness of the approval process or the functionality, quality or performance of any particular product or service. EMVCo does not warrant any products or services provided by third parties, including, but not limited to, the producer or provider of the IFM and EMVCo approval does not under any circumstances include or imply any product warranties from EMVCo, including, without limitation, any implied warranties of merchantability, fitness for purpose, or noninfringement, all of which are expressly disclaimed by EMVCo. All rights and remedies regarding products and services which have received EMVCo approval shall be provided by the party providing such products or services, and not by EMVCo and EMVCo accepts no liability whatsoever in connection therewith.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

6 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600